Abstract-Many critical design trade-offs of the Class-E power amplifier (e.g power efficiency) are influenced by the switch onresistance and the value of dc-feed drain inductance. In literature, the time-domain mathematical analyses of the Class-E power amplifier with finite dc-feed inductance assume zero switch onresistance in order to alleviate the mathematical difficulties; resulting in non-optimum designs.
I. INTRODUCTION
The Class-E power amplifier (PA) has been very popular due to it's high efficiency and the simple circuit structure [1] . However, the "finite dc-feed inductance" and the "non-zero switch on-resistance" significantly influence the performance of the Class-E PAs [2] . To alleviate the analytical complexity, theoretical analyses of the Class-E PA in the literature assumed either non-zero switch-on resistance and infinite dc-feed inductance (RF-choke) [3] - [7] or zero switch-on resistance and finite dc-feed inductance [8] - [11] .
It is well-known that using a finite dc feed inductance instead of an RF-choke in Class-E has benefits [8] , [9] including:
• a reduction in overall size and cost • a higher load resistance for the same supply voltage and output power; yielding more efficient output matching networks • larger switch parallel capacitor C (Fig.1a) for the same supply voltage, output power and load; enabling higher drain efficiency or higher frequency of operation. In order to design Class-E PAs with optimum performance an improved analytical model that takes into account both the finite drain inductance and non-zero switch on-resistance is therefore needed [2] .
In [12] - [21] the switch on-resistance is taken into account in the design of Class-E PAs. In [12] , the shunt capacitor (C see Fig.1b ) is assumed to be disconnected at the switch turn-on moment; which makes the analysis only an approximation. In [13] , the shunt capacitor voltage (V C (t)) is assumed to be zero at the switch turn-off moment; which is not analytically exact and can be accepted only for very small switch on-resistance (R on << R).
The analysis and the design approach given in [14] offers no initial design guidelines, which tends to make it tedious because of the inherently large number of iterations that are required [5] .
Moreover, the design methodologies presented in [15] - [20] either relies on iteration [15] - [19] or assigning initial values to some design variables [20] . In [21] , an analytical solution for a sub-class of Class-E PA 1 is presented. This paper presents an analysis (time domain) and design equations for Class-E PAs with finite dc-feed inductance and non-zero switch on-resistance. The analysis in this paper is based on closed form expressions like those presented in [9] and [10] 2 . The analysis yields analytical design equations that show the relation between the various design parameters. 1 The Class-E topology given in [21] assumes zero switch parallel capacitor; which is only applicable for very dedicated technologies with very small RonCout product, where Cout is the switch (transistor) output capacitance. 2 In [9] and [10] , the switch on-resistance is assumed to be zero.
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II. ANALYSIS OF CLASS-E POWER AMPLIFIER
A single ended switching PA topology is given in Fig.1a . For correct input parameters and the circuit element values, the circuit properly operates as a Class-E PA by satisfying the following conditions (1) [9] : Table- 1) that relates circuit element values to operating conditions such as supply voltage, operating frequency and output power for the switching PA in Fig.1b can be derived. In [9] , an analytical solution for K is given that enables infinitely many ideal Class-E realizations, to be selected by one parameter q =
. In this paper, one more step is taken and the switch on-resistance R on is included in the analysis. As it is shown (later) in this section the design set K can be expressed as a function of only two parameters q and m = ωR on C both of which are free design variables and can take any positive real value. As mentioned, the analytical solution in [9] is extended to cover Class-E PAs including R ON in this paper.
A. Circuit Description and Assumptions
The circuit model of the Class-E PA is given in Fig.1b . For the analysis and the derivations in this paper a number of assumptions are made:
• the only real power loss occurs on R and R on • the switch (transistor) operates instantly with onresistance (R on ) and infinite off-resistance • the loaded quality factor (Q L ) of the series resonant circuit (L 0 and C 0 ) is high enough in order for the output current to be sinusoidal at the switching frequency • the duty cycle is 50% Fig.1c shows the switching behavior and the switch definition used: in the time interval 0 ≤ t < π/ω the switch is closed and in π/ω ≤ t < 2π/ω it is opened. This switching repeats itself with a period of 2π/ω.
B. Circuit Analysis
In the analysis, the current into the load, I R (t), is assumed to be sinusoidal. Note that theoretically this occurs only for infinite Q L of the series resonant network consisting of L 0 and C 0 . It is however a widely used assumption [8] , [9] , [12] that simplifies analysis considerably:
In the time interval 0 < t < π/ω, the switch is closed. The KCL at the drain node can be written as:
3 L 0 and C 0 seen in Fig.1 can be determined from the chosen loaded quality
Relation (3) can be arranged in the form of a linear, nonhomogenous, second order differential equation
which has as solution
where
and p = ωLIR VDD . C on1 and C on2 follow from the continuity of the capacitor voltage (C) and the inductor (L) current at the switch-on moment.
In the time interval π/ω < t < 2π/ω, the switch is opened. Then, in the Class-E PA the current through capacitance C is
Relation (6) can be re-arranged in the form of a linear, nonhomogeneous, second-order differential equation
C of f1 and C of f2 follow from the Class-E conditions (1). It follows from (5) and (8) that V Con (t) and V C of f (t) can be expressed in terms of V DD and ω hence be solved analytically only if ϕ, q, p and m are known. The derivation of the four parameters ϕ, p, q and m is the next step in the solution.
By using the continuity of the inductor current and the capacitor voltage at the switch turn-off moment we can derive two independent equations which can be shown to have the same format:
The variables p and ϕ can be solved by using f 1 (p, q, ϕ, m) and f 2 (p, q, ϕ, m) in terms of q and m as given in the appendix. Here, q and m are free variables that can mathematically take any positive real value.
C. Design sets for Class-E operation
The results of the mathematical derivation of the solutions leading to Class-E operation can be used to derive an an easy-to-use design procedure for Class-E PAs. Using the result of the derivation for p(q, m) and ϕ(q, m), analytical expressions for the design set K = {K L , K C , K P , K X } can readily be derived. K L : follows from the principle of power conservation:
In this relation, I 0 is the average supply current:
and,
Substitution of (10) and p in (9) yields
Since p and ϕ are all functions of q and m, K L (q) is a function of e.g. only q and m. K C : follows directly from the definition of q and K L :
K P : can easily be found as a function of q and m by using I R = 2P OU T /R and the definition of p:
K X : can be derived using two fundamental quadrature Fourier components of V C (t).
Drain efficiency(η): can be derived as a function of q and m.
We verified the given design equations in this paper by simulating the model given in Fig.1b by transient (periodic steady state) simulations in spectre (cadence). Very good agreement in the waveforms and the drain efficiency are observed between the simulations and the theory with a discrepancy of ≈ 2%; attributed to the finite value of Q L = 10.
In theory, q can take any positive real number however, as it is seen in Fig.2 K C , K P and η approach to zero for q > 2. Therefore, the useful range of the analytical solution can be assumed to be restricted to 0 < q < 2 in Class-E PA designs. Similarly, as m increases K P and η drops as observed in Fig.2 ; indicating the degradation in Class-E PA performance.
III. DESIGN EXAMPLES AND DISCUSSION
The analytical design equations reveal very important properties of the Class-E PAs. For example, we can express m ≈ βω where β = R on C out . β is a characteristic property of the transistor technology used as a switch in Class-E PA design 4 . For a certain operation frequency and transistor technology m has a certain value. As it is seen in Fig.2 , there is a maximum efficiency level that could be achieved for a given m; showing that the transistor technology and the frequency of operation sets an upper limit for η of a Class-E PA.
The chosen value of q considerably influence η as observed from Fig.2 and the simulation results given in Table-2 . We designed three Class-E PAs for an output power of 10 mW 5 . Finite dc-feed Class-E PA(q=1.78) has η that is ≈ 30% higher than RF-coke Class-E PA(q = 0); indicating how much η can be influenced by the chosen design equations.
Although the Class-E PA(q = 1.47) has lower η than the Class-E PA(q = 1.78) it's load resistance(R) is ≈ 4 times higher than that of the Class-E PA(q = 1.78); which is very advantageous for low supply voltage -high output power Class-E amplifiers 6 The Class-E PA(q = 1.78) can be used for low power applications (e.g. wireless sensors) where the transmit power levels are low ≈ (1−3)mW [22] and high efficiency is crucial. If the Class-E PA(q = 1.78) is designed for an output power of 1 mW , it needs R ≈ 50 Ω; meaning that a matching network between the PA and the antenna is not needed.
IV. CONCLUSION
In this paper, we present a time domain analysis and closed form analytical design equations for Class-E power amplifiers with finite dc-feed inductance and non-zero switch on-resistance. Important outcomes of the analysis include:
1) Class-E conditions (e.g zero voltage and zero slope) can be satisfied in the presence of the switch on-resistance.
2) Drain efficiency (η) for Class-E PAs is upper limited by the transistor technology and the operation frequency.
3) Using a finite dc-feed inductance instead of an RFchoke in Class-E PAs increases η. Depending on the transistor technology and the operation frequency the increase in η can be as high as ≈ 30%.
